Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Single event upset test circuit and methodology

Single event upset test circuit and methodology

US Patent 7673202 · Granted Mar 2, 2010

Estimated economic value: $32,153,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Wire rod for welding rods and method for manufacturing same2025
RF cavity filter using elastic element and method for manufacturing the same2019
RF filter for improving PIMD performance2018
Cavity filter2016
Method and apparatus for fault injection2016
Apparatus and system for implementing variable speed scan testing2013
Methods for implementing variable speed scan testing2013
Programmable in-situ delay fault test clock generator2009
Test buffer design and interface mechanism for differential receiver AC/DC bound2009
Method for producing polymeric sol of calcium phosphate compound and method for 2008
AC coupled line testing using boundary scan test methodology2007
AC coupled line testing using boundary scan test methodology2007