Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for reducing leakage current in a read only memory device using transistor bias

Method and apparatus for reducing leakage current in a read only memory device using transistor bias

US Patent 7085149 · Granted Aug 1, 2006

Estimated economic value: $3,142,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Duo content addressable memory (CAM) using a single CAM2018
Duo content addressable memory (CAM) using a single CAM2017
Dual rail single-ended read data paths for static random access memories2015
Centralized data store for providing all place-related data to applications on a2015
Centralized data store for providing all place-related data to applications on a2015
Address decoding circuits for reducing address and memory enable setup time2014
Adjusting access times to memory cells based on characterized word-line delay an2014
Adjusting bit-line discharge time in memory arrays based on characterized word-l2014
Dual rail power supply scheme for memories2014
Split decode latch with shared feedback2013
Secure random number generator2013
Secure random number generator2013