Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Low-speed DLL employing a digital phase interpolator based upon a high-speed clock

Low-speed DLL employing a digital phase interpolator based upon a high-speed clock

US Patent 7082546 · Granted Jul 25, 2006

Estimated economic value: $8,411,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Wake word method to prolong the conversational state between human and a machine2024
Vibration severity monitor to control press operating shutheight and process ope2012
Built-in-self test for high-speed serial bit stream multiplexing and demultiplex2010
Signal line selection and polarity change of natural bit ordering in high-speed 2009
Low-speed DLL employing a digital phase interpolator based upon a high-speed clo2008
Low-speed DLL employing a digital phase interpolator based upon a high-speed clo2007
Switchable power domains for 1.2v and 3.3v pad voltages2006
Apparatus and methods for initializing integrated circuit addresses2006
Switchable power domains for 1.2V and 3.3V pad voltages2005
Displacement based dynamic load monitor2005
Console mounted vibration severity monitor2004
Dynamic die penetration monitor2004