Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Optimizing logic in non-reprogrammable logic devices

Optimizing logic in non-reprogrammable logic devices

US Patent 7081772 · Granted Jul 25, 2006

Estimated economic value: $13,468,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Face-to-face through-silicon via multi-chip semiconductor apparatus with redistr2025
Face-to-face through-silicon via multi-chip semiconductor apparatus with redistr2024
Chip assemblies2023
Embedded dual-sided interconnect bridges for integrated-circuit packages2023
Stacked semiconductor package with flyover bridge2022
Power delivery for embedded interconnect bridge devices and methods2022
Face-to-face through-silicon via multi-chip semiconductor apparatus with redistr2021
Interconnection of an embedded die2018
Method to optimize general-purpose input/output interface pad assignments for in2017