Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Dual metal gate electrode semiconductor fabrication process and structure thereof

Dual metal gate electrode semiconductor fabrication process and structure thereof

US Patent 7074664 · Granted Jul 11, 2006

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Methods of forming 3-D circuits with integrated passive devices2017
Methods of forming 3-D circuits with integrated passive devices2017
Methods of forming 3-D circuits with integrated passive devices2016
Split-gate non-volatile memory cells having improved overlap tolerance2015
Methods of forming 3-D circuits with integrated passive devices2014
Electronic device with a gate electrode having at least two portions2014
First inter-layer dielectric stack for non-volatile memory2013
Method of forming a shared contact in a semiconductor device2013
Method of forming a shared contact in a semiconductor device2013
Reverse ALD2013
Electronic device including a heterojunction region2013
3-D circuits with integrated passive devices2013