Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for reducing power consumption within a logic device

Method and apparatus for reducing power consumption within a logic device

US Patent 7068080 · Granted Jun 27, 2006

Estimated economic value: $18,134,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Programmable clock monitor2019
Secured booting of a field programmable system-on-chip including authentication 2016
Image file generation and loading2015
Secure key handling for authentication of software for a system-on-chip2015
Building a simulation of design block using a bus functional model and an HDL te2009
Method and system for re-targeting integrated circuits2007
Method and apparatus for clock division on a programmable logic device2006
Method and apparatus for determining power dissipation2005
System and method for translating a report file of one logic device to a constra2003