Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method of fabricating microelectronic package having a bumpless laminated interconnection layer

Method of fabricating microelectronic package having a bumpless laminated interconnection layer

US Patent 7067356 · Granted Jun 27, 2006

Estimated economic value: $17,073,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Thinned die integrated circuit package2011
Microelectronic assembly having thermoelectric elements to cool a die and a meth2009
Electronic assemblies comprising ceramic/organic hybrid substrate with embedded 2009
Thinned die integrated circuit package2008
Methods and apparatus to optically couple an optoelectronic chip to a waveguide2008
Package substrate pattern to accommodate optical waveguide2008
Circuit board with organic dielectric layer2008
Underfill integration for optical packages2007
On-substrate microlens to couple an off-substrate light emitter and/or receiver 2007
Wafer support and release in wafer processing2007
Process for forming a direct build-up layer on an encapsulated die packages util2007
Low cost microelectronic circuit package2007