Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Multi-threaded embedded processor using deterministic instruction memory to guarantee execution of pre-selected threads during blocking events

Multi-threaded embedded processor using deterministic instruction memory to guarantee execution of pre-selected threads during blocking events

US Patent 7062606 · Granted Jun 13, 2006

Estimated economic value: $121,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Heterogeneous ML accelerator cluster with flexible system resource balance2025
Systems and methods for task switching in neural network processor2025
Methods and apparatus for a knowledge-based deep learning refactoring model with2025
Systems and methods for assigning tasks in a neural network processor2025
Scalable neural network processing engine2024
Systems and methods for task switching in neural network processor2023
Scalable neural network processing engine2022
Performing multiply and accumulate operations in neural network processor2022
Computation engine with upsize/interleave and downsize/deinterleave options2021
Matrix computation engine2020
Variable register and immediate field encoding in an instruction set architectur2020
Matrix computation engine2020