Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Pseudo fail bit map generation for RAMS during component test and burn-in in a manufacturing environment

Pseudo fail bit map generation for RAMS during component test and burn-in in a manufacturing environment

US Patent 7051253 · Granted May 23, 2006

Estimated economic value: $164,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Memory with deterministic worst-case row address servicing, and associated syste2025
Methods for performing multiple memory operations in response to a single comman2025
Normalization of detecting and reporting failures for a memory device2025
Methods for error count reporting with scaled error count information, and memor2025
Memory module multiple port buffer techniques2025
Error injection methods using soft post-package repair (sPPR) techniques and mem2025
Methods for row hammer mitigation and memory devices and systems employing the s2024
Repair element availability communication2024
Error check and scrub for semiconductor memory device2024
Error correcting code poisoning for memory devices and associated methods and sy2024
Memory devices and systems configured to communicate a delay signal and methods 2024
Methods for error count reporting with scaled error count information, and memor2024