Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Testing methodology and apparatus for interconnects

Testing methodology and apparatus for interconnects

US Patent 7047458 · Granted May 16, 2006

Estimated economic value: $12,044,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Test, validation, and debug architecture2019
Robust memory link testing using memory controller2014
Graphical user interface for creation of IBIST tests2009
User data driven test control software application the requires no software main2009
Built-in self test for memory interconnect testing2009
High performance serial bus testing methodology2008
Automated BIST execution scheme for a link2008
Reusable, built-in self-test methodology for computer systems2006
Push button mode automatic pattern switching for interconnect built-in self test2004
Push button mode automatic pattern switching for interconnect built-in self test2004
Method and apparatus for balancing current in a system with two sets of terminat2001
Method and apparatus for setting the operating parameters of a computer system2001