Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Tester system having multiple instruction memories

Tester system having multiple instruction memories

US Patent 7039841 · Granted May 2, 2006

Estimated economic value: $2,482,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Scan stream sequencing for testing integrated circuits2008
Bit synchronization for high-speed serial device testing2007
Tester system having a multi-purpose memory2007
Test system algorithmic program generators2006
Circuit testing with ring-connected test instrument modules2006
Scan stream sequencing for testing integrated circuits2004