Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Techniques for mitigating, detecting and correcting single event upset effects in systems using SRAM-based field programmable gate arrays

Techniques for mitigating, detecting and correcting single event upset effects in systems using SRAM-based field programmable gate arrays

US Patent 7036059 · Granted Apr 25, 2006

Estimated economic value: $71,711,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Distributed watchdog timer and active token exchange2023
Single event upset mitigation2011
Implementing a user design in a programmable logic device with single event upse2010
Method and apparatus for configuring an integrated circuit2009
Techniques for mitigating, detecting, and correcting single event upset effects2009
Techniques for mitigating, detecting, and correcting single event upset effects2009
Method and apparatus for configuring an integrated circuit2009
Method and apparatus for mitigating one or more event upsets2009
Techniques for mitigating, detecting, and correcting single event upset effects 2009
Techniques for mitigating, detecting, and correcting single event upset effects 2009
Single event upset in SRAM cells in FPGAs with high resistivity gate structures2008
Techniques for mitigating, detecting, and correcting single event upset effects 2008