Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Semiconductor device having optimized shallow junction geometries and method for fabrication thereof

Semiconductor device having optimized shallow junction geometries and method for fabrication thereof

US Patent 7033879 · Granted Apr 25, 2006

Estimated economic value: $12,440,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Multi-channel pulse modulation control system, device, and method based on RISC-2025
Interaction method and apparatus, and electronic device2025
Method for displaying media asset data and display apparatus2025
Method for establishing multiple connections, and network device and system2025
NLS using a bounded linear initial search space and a fixed grid with pre-calcul2025
Picture search method and device2025
Data transmission method, network device and system in multi-connectivity networ2025
Method and system for liquid encapsulated growth of cadmium zinc telluride cryst2025
Cluster light source and method for generating cluster light source2025
Light bulb2025
Bubble lamp for decoration2025
Information display method and apparatus, and electronic device2024