Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Transceiver with latency alignment circuitry

Transceiver with latency alignment circuitry

US Patent 7010658 · Granted Mar 7, 2006

Estimated economic value: $24,878,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Interface conversion circuitry for universal chiplet interconnect express (UCIe)2025
Memory chiplet with efficient mapping of memory-centric interface to die-to-die 2025
Multi-chip module (MCM) with scalable high bandwidth memory2024
High-speed signaling systems with adaptable pre-emphasis and equalization2021
Flash controller to provide a value that represents a parameter to a flash memor2019
Flash memory controller with calibrated data communication2019
High-speed signaling systems with adaptable pre-emphasis and equalization2019
High-speed signaling systems with adaptable pre-emphasis and equalization2018
Multi-PAM output driver with distortion compensation2018
Distributed on-chip decoupling apparatus and method using package interconnect2018
Flash controller to provide a value that represents a parameter to a flash memor2017
Memory controller that calibrates a transmit timing offset2017