Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Memory controller that calibrates a transmit timing offset

Memory controller that calibrates a transmit timing offset

US Patent 9785589 · Granted Oct 10, 2017

Estimated economic value: $2,640,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Bacillus subtilis JCK-1398 strain inducing resistance in various plants, and com2025
High-speed signaling systems with adaptable pre-emphasis and equalization2025
Methods and apparatus for detecting individual health related events2025
Drift detection in timing signal forwarded from memory controller to memory devi2025
Integration of analog circuits inside digital blocks2025
Split-path equalizer and related methods, devices and systems2025
Interface conversion circuitry for universal chiplet interconnect express (UCIe)2025
Memory controller with staggered request signal output2025
Memory chiplet with efficient mapping of memory-centric interface to die-to-die 2025
Low power edge and data sampling2025
Multi-chip module (MCM) with scalable high bandwidth memory2024
High-rigidity and high-heat resistance thermoplastic composite material composit2024