Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Smart buffer circuit to match a delay over a range of loads

Smart buffer circuit to match a delay over a range of loads

US Patent 7009437 · Granted Mar 7, 2006

Estimated economic value: $16,275,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Systems, methods, and apparatuses for heterogeneous computing2024
Systems, apparatuses, and methods for chained fused multiply add2024
Systems, methods, and apparatuses for heterogeneous computing2023
Systems, apparatuses, and methods for chained fused multiply add2022
Systems, methods, and apparatuses for heterogeneous computing2022
Systems, methods, and apparatuses for heterogeneous computing2021
Systems, apparatuses, and methods for chained fused multiply add2020
Delayed write-back in memory2020
Delayed write-back in memory2019
Method and apparatus for generating enhanced 3D-effects for real-time and offlin2019
Systems, apparatuses, and methods for chained fused multiply add2018
Vector mask driven clock gating for power efficiency of a processor2018