Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method of manufacturing a shallow trench isolation structure with low trench parasitic capacitance

Method of manufacturing a shallow trench isolation structure with low trench parasitic capacitance

US Patent 7001823 · Granted Feb 21, 2006

Estimated economic value: $3,083,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Array arrangements of vertical bipolar junction transistors2025
Bipolar junction transistor arrays2025
Capacitor integrated with memory element of memory cell2025
Resistive memory elements accessed by bipolar junction transistors2025
Voltage level shifter with programmable high supply voltage and high supply volt2025
Non-volatile current mirror circuit with programmable transistor2025
Resistive memory element arrays with shared electrode strips2025
Voltage level shifter with multi-step programmable high supply voltage and high 2025
Partitioned memory architecture with single resistor memory elements for in-memo2025
Non-volatile memory device with reference voltage circuit including column(s) of2025
Threshold voltage-programmable field effect transistor-based memory cells and lo2025
Non-volatile static random access memory bit cells with ferroelectric field-effe2024