Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Redundancy register architecture for soft-error tolerance and methods of making the same

Redundancy register architecture for soft-error tolerance and methods of making the same

US Patent 7000155 · Granted Feb 14, 2006

Estimated economic value: $5,958,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Built-in self-test (BIST) engine configured to store a per pattern based fail st2022
Checking wafer-level integrated designs for rule compliance2021
Built-in self-test (BIST) engine configured to store a per pattern based fail st2021
Checking wafer-level integrated designs for rule compliance2020
Built-in self-test (BIST) engine configured to store a per pattern based fail st2020
Method and system for enumerating digital circuits in a system-on-a-chip (SOC)2020
Method and system for enumerating digital circuits in a system-on-a-chip (SOC)2020
Arbitration for memory diagnostics2020
Built-in self-test (BIST) engine configured to store a per pattern based fail st2020
Memory built-in self-test (MBIST) test time reduction2019
Method and system for enumerating digital circuits in a system-on-a-chip (SOC)2019
Method and system for enumerating digital circuits in a system-on-a-chip (SOC)2019