Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Enabling verification of a minimal level sensitive timing abstraction model

Enabling verification of a minimal level sensitive timing abstraction model

US Patent 6996515 · Granted Feb 7, 2006

Estimated economic value: $18,324,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Physical awareness of test-point sharing in a circuit design2025
Clock-based test-point flop sharing in a circuit design2025
Method to track and clone data artifacts associated with distributed data proces2025
IC chip with IC design modification detection2025
Launch off shift process2025
System and method for processing convolutions on crossbar-based neural network a2025
Acceleration of model/weight programming in memristor crossbar arrays2025
Resistive and digital processing cores2025
Systems and methods for scan chain stitching2024
Scalable microservices-driven industrial IoT controller architecture2024
Test-point flop sharing with improved testability in a circuit design2024
Multi-die dot-product engine to provision large scale machine learning inference2024