Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Enabling at speed application of test patterns associated with a wide tester interface on a low pin count tester

Enabling at speed application of test patterns associated with a wide tester interface on a low pin count tester

US Patent 6990621 · Granted Jan 24, 2006

Estimated economic value: $23,406,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Functional random instruction testing (FRIT) method for complex devices such as 2005
Functional random instruction testing (FRIT) method for complex devices such as 2005
Tool for generating a re-generative functional test2005
Tool for generating a re-generative functional test2005
Method and apparatus for scan design using a formal verification-based process2004
Method and apparatus for performing scan testing2000
Method and apparatus for scan testing dynamic circuits1999
Method for application of weighted random patterns to partial scan designs1999
Method and apparatus for scan testing of multi-phase logic1999