Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Mapping and logic for combining L1 and L2 directories and/or arrays

Mapping and logic for combining L1 and L2 directories and/or arrays

US Patent 6981096 · Granted Dec 27, 2005

Estimated economic value: $5,960,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Cache line replacement techniques allowing choice of LFU or MFU cache line repla2011
Cache line replacement techniques allowing choice of LFU or MFU cache line repla2011
Adaptive issue queue for reduced power at high performance2011
eDRAM hierarchical differential sense AMP2010
eDRAM hierarchical differential sense AMP2010
Hierarchical 2T-DRAM with self-timed sensing2010
Hierarchical 2T-DRAM with self-timed sensing2010
Interlocked synchronous pipeline clock gating2010
Fast, stable, SRAM cell using seven devices and hierarchical bit/sense line2009
Fast, stable, SRAM cell using seven devices and hierarchical bit/sense line2009
Method of stalling one or more stages in an interlocked synchronous pipeline2009
Hierarchical six-transistor SRAM2008