Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for performing cache segment flush and cache segment invalidation operations

Method and apparatus for performing cache segment flush and cache segment invalidation operations

US Patent 6978357 · Granted Dec 20, 2005

Estimated economic value: $37,307,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Schedule-aware tensor distribution module2025
Quick response switching power converter and conversion control circuit thereof2025
Apparatuses and methods for a processor architecture2024
Schedule-aware tensor distribution module2024
Accelerating neural networks with low precision-based multiplication and exploit2023
Method and apparatus for a power-efficient framework to maintain data synchroniz2023
Methods, apparatus, articles of manufacture to perform accelerated matrix multip2022
Apparatuses and methods for a processor architecture2022
Method and apparatus for a power-efficient framework to maintain data synchroniz2019
Method and apparatus for a power-efficient framework to maintain data synchroniz2019
Zeroing a cache line2019
Method and apparatus for a power-efficient framework to maintain data synchroniz2018