Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › DMA windowing in an LPAR environment using device arbitration level to allow multiple IOAs per terminal bridge

DMA windowing in an LPAR environment using device arbitration level to allow multiple IOAs per terminal bridge

US Patent 6973510 · Granted Dec 6, 2005

Estimated economic value: $7,444,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Managing efficient selection of a particular processor thread for handling an in2021
Live partition mobility enabled hardware accelerator address translation fault r2020
Handling queued interrupts in a data processing system based on a saturate value2020
Managed hardware accelerator address translation fault resolution utilizing a cr2020
Live partition mobility enabled hardware accelerator address translation fault r2020
Managed hardware accelerator address translation fault resolution utilizing a cr2020
Hardware accelerator address translation fault resolution2020
Techniques for handling interrupts in a processing unit using virtual processor 2019
Managing efficient selection of a particular processor thread for handling an in2019
Hardware accelerator address translation fault resolution2019
Configurable I/O address translation data structure2019
Configurable I/O address translation data structure2019