Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for programming programmable logic device with blocks that perform multiplication and other arithmetic functions

Method for programming programmable logic device with blocks that perform multiplication and other arithmetic functions

US Patent 6971083 · Granted Nov 29, 2005

Estimated economic value: $7,491,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Reusable minimally invasive surgical instrument2025
Reusable minimally invasive surgical instrument2023
Method and apparatus for performing incremental compilation using structural net2022
Method and apparatus for performing incremental compilation using structural net2022
Methods for optimizing circuit performance via configurable clock skews2022
Integrated circuit applications using partial reconfiguration2022
Methods for optimizing circuit performance via configurable clock skews2021
Method and apparatus for deriving signal activities for power analysis and optim2019
Integrated circuit applications using partial reconfiguration2019
Method and apparatus for performing incremental compilation using structural net2019
Method and apparatus for placing and routing partial reconfiguration modules2019
Techniques for adjusting latency of a clock signal to affect supply voltage2019