Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Techniques for adjusting latency of a clock signal to affect supply voltage

Techniques for adjusting latency of a clock signal to affect supply voltage

US Patent 10175734 · Granted Jan 8, 2019

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Systems and methods for circuit design dependent programmable maximum junction t2025
Reusable minimally invasive surgical instrument2025
Reusable minimally invasive surgical instrument2023
Method and apparatus for performing incremental compilation using structural net2022
Method and apparatus for performing incremental compilation using structural net2022
Methods for optimizing circuit performance via configurable clock skews2022
Integrated circuit applications using partial reconfiguration2022
Methods for optimizing circuit performance via configurable clock skews2021
Integrated circuit applications using partial reconfiguration2019
Method and apparatus for performing incremental compilation using structural net2019
Method and apparatus for placing and routing partial reconfiguration modules2019
Methods for optimizing circuit performance via configurable clock skews2018