Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method of discriminating between different types of scan failures, computer readable code to cause a display to graphically depict one or more simulated scan output data sets versus time and a computer implemented circuit simulation and fault detection system

Method of discriminating between different types of scan failures, computer readable code to cause a display to graphically depict one or more simulated scan output data sets versus time and a computer implemented circuit simulation and fault detection system

US Patent 6970815 · Granted Nov 29, 2005

Estimated economic value: $1,245,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Scan testing methods2011
Cell with fixed output voltage for integrated circuit2010
Cell with fixed output voltage for integrated circuit2008
Overflow protected first-in first-out architecture2007
Computer implemented circuit synthesis system2003
Computer implemented circuit synthesis system2003
Design for test area optimization algorithm2001
Design for test area optimization algorithm2001
Pseudo-scan testing using hardware-accessible IC structures2000
Pseudo-scan testing using hardware-accessible IC structures2000
Low power scannable counter1999
Low power scannable counter1999