Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Design for test area optimization algorithm

Design for test area optimization algorithm

US Patent 6311318 · Granted Oct 30, 2001

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Multiplexed configurable sigma delta modulators for noise shaping in a 25-percen2014
Parallel multibit digital-to-digital sigma-delta modulation2014
Digital quadrature transmitter using generalized coordinates2014
Digital modulation with arbitrary input sampling and output modulation frequenci2014
NMOS buffer for high-speed low-resolution current steering digital-to-analog con2013
Scan testing methods2011
1-bit cell circuit used in a pipelined analog to digital converter2010
Cell with fixed output voltage for integrated circuit2010
Cell with fixed output voltage for integrated circuit2008
Overflow protected first-in first-out architecture2007
Method of discriminating between different types of scan failures, computer read2005
Method of discriminating between different types of scan failures, computer read2005