Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for fabricating a multi-level integrated circuit having scatterometry test structures stacked over same footprint area

Method for fabricating a multi-level integrated circuit having scatterometry test structures stacked over same footprint area

US Patent 6967349 · Granted Nov 22, 2005

Estimated economic value: $14,237,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

IC package with multiple dies2025
Hybrid isolation capacitors in series2025
High voltage flip-chip on lead (FOL) package2025
Single die reinforced galvanic isolation device2025
Standalone isolation capacitor2025
Isolation device with safety fuse2025
Standalone high voltage galvanic isolation capacitors2025
Through wafer trench isolation between transistors in an integrated circuit2024
Resonant inductive-capacitive isolated data channel2024
IC including capacitor having segmented bottom plate2024
Laminate stacked on die for high voltage isolation capacitor2024
Standalone isolation capacitor2024