Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › System and method for erase test of integrated circuit device having non-homogeneously sized sectors

System and method for erase test of integrated circuit device having non-homogeneously sized sectors

US Patent 6966016 · Granted Nov 15, 2005

Estimated economic value: $25,400,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method and system for testing articles of manufacture2005
High speed first pass yield report program and method2003