Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for adjusting data hold timing of an output circuit

Method and apparatus for adjusting data hold timing of an output circuit

US Patent 6963989 · Granted Nov 8, 2005

Estimated economic value: $2,956,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

System and method for decoding commands based on command signals and operating s2018
System and method for decoding commands based on command signals and operating s2016
System and method for decoding commands based on command signals and operating s2012
System and method for decoding commands based on command signals and operating s2010
Memory device and method having multiple address, data and command buses2009
Memory device and method having multiple address, data and command buses2007
Circuit and method for a multiplexed redundancy scheme in a memory device2001
Circuit and method for a multiplexed redundancy scheme in a memory device2000
Low current redundancy anti-fuse assembly1999
Apparatus, system and method for identifying semiconductor memory access modes1998
Low current redundancy fuse assembly1997
Low current redundancy fuse assembly1996