Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Memory device and method having multiple address, data and command buses

Memory device and method having multiple address, data and command buses

US Patent 7548483 · Granted Jun 16, 2009

Estimated economic value: $3,517,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Multi-modal memory apparatuses and systems2025
Communicating data with stacked memory dies2025
Error logging for a memory device with on-die wear leveling2024
Multi-modal memory apparatuses and systems2024
Variable modulation scheme for memory device access or operation2024
Communicating data with stacked memory dies2023
Multiple concurrent modulation schemes in a memory system2023
Communicating data with stacked memory dies2022
Variable modulation scheme for memory device access or operation2022
Multiplexing distinct signals on a single pin of a memory device2022
Multiple concurrent modulation schemes in a memory system2021
Multiplexing distinct signals on a single pin of a memory device2021