Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Circuit and method for a multiplexed redundancy scheme in a memory device

Circuit and method for a multiplexed redundancy scheme in a memory device

US Patent 6269035 · Granted Jul 31, 2001

Estimated economic value: $26,410,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Error control for memory device2025
Multi-modal memory apparatuses and systems2025
Methods for independent memory bank maintenance and memory devices and systems e2025
Communicating data with stacked memory dies2025
Methods for row hammer mitigation and memory devices and systems employing the s2024
Error logging for a memory device with on-die wear leveling2024
Multi-modal memory apparatuses and systems2024
Apparatuses and methods for tracking victim rows2024
Variable modulation scheme for memory device access or operation2024
Methods for independent memory bank maintenance and memory devices and systems e2024
Methods for row hammer mitigation and memory devices and systems employing the s2023
Apparatuses and methods for controlling steal rates2023