Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Apparatus and method for dynamically disabling faulty embedded memory in a graphic processing system

Apparatus and method for dynamically disabling faulty embedded memory in a graphic processing system

US Patent 6963343 · Granted Nov 8, 2005

Estimated economic value: $2,956,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Layout for dual in-line memory to support 128-byte cache line processor2025
Stopping criteria for layered iterative error correction2022
Reducing data hazards in pipelined processors to provide high processor utilizat2022
Stopping criteria for layered iterative error correction2021
Memory devices having differently configured blocks of memory cells2021
Memory devices having differently configured blocks of memory cells2021
Dual-sided memory module with channels aligned in opposition2020
Reducing data hazards in pipelined processors to provide high processor utilizat2020
State change in systems having devices coupled in a chained configuration2020
Chained bus memory device2020
Memory devices having differently configured blocks of memory cells2019
Dual-sided memory module with channels aligned in opposition2019