Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Hardware supported software pipelined loop prologue optimization

Hardware supported software pipelined loop prologue optimization

US Patent 6954927 · Granted Oct 11, 2005

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method to do control speculation on loads in a high performance strand-based loo2019
Apparatus and methods to support counted loop exits in a multi-strand loop proce2019
Method and apparatus to create register windows for parallel iterations to achie2019
Method and apparatus to efficiently handle allocation of memory ordering buffers2019
Data dependence testing for loop fusion with code replication, array contraction2014
Improving data locality and parallelism by code replication2013
Register economy heuristic for a cycle driven multiple issue instruction schedul2004
Profile driven code motion and scheduling2003