Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method of fabricating a random access memory device utilizing a vertically oriented select transistor

Method of fabricating a random access memory device utilizing a vertically oriented select transistor

US Patent 6951789 · Granted Oct 4, 2005

Estimated economic value: $1,778,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Semiconductor devices with package-level configurability2023
Data integrity protection for relocating data in a memory system2023
Semiconductor devices having 3-dimensional inductive structures2022
Semiconductor devices with through silicon vias and package-level configurabilit2021
Semiconductor devices with package-level configurability2021
Semiconductor devices with package-level configurability2020
Semiconductor devices with post-probe configurability2020
Semiconductor devices having 3-dimensional inductive structures2020
Semiconductor devices with package-level configurability2020
Semiconductor devices with through silicon vias and package-level configurabilit2019
Method and apparatus for reducing capacitance of input/output pins of memory dev2019
Semiconductor devices with post-probe configurability2019