Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for reducing capacitance of input/output pins of memory device

Method and apparatus for reducing capacitance of input/output pins of memory device

US Patent 10453829 · Granted Oct 22, 2019

Estimated economic value: $16,310,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Apparatus with voltage protection mechanism2025
System for predicting properties of structures, imager system, and related metho2025
Systems and methods for multi-factor traffic scheduling in a wireless network2025
Memory devices having vertical transistors and methods for forming the same2025
Memory devices having vertical transistors and methods for forming the same2025
Memory devices having vertical transistors and methods for forming the same2025
Method of forming semiconductor structure2025
Capacitor structures2025
Systems and methods for monitoring performance of a network slice and mitigating2025
Memory device including circuitry under bond pads2025
Memory device including circuitry under bond pads2025
Discharge circuits2025