Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for fabricating a p-channel field-effect transistor on a semiconductor substrate

Method for fabricating a p-channel field-effect transistor on a semiconductor substrate

US Patent 6943116 · Granted Sep 13, 2005

Estimated economic value: $68,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Three-dimensional memory device including laterally separated source lines and m2025
Lateral transistor with self-aligned body implant2025
Three-dimensional nor array and method of making the same2025
Three-dimensional memory device with finned support pillar structures and method2025
Field effect transistors with gate fins and method of making the same2025
Bonded semiconductor die assembly containing through-stack via structures and me2025
Three-dimensional memory device containing bridges for enhanced structural suppo2024
Three-dimensional memory device with multiple types of support pillar structures2024
Preventing erase disturb in NAND2024
Three-dimensional memory device with multiple types of support pillar structures2024
Memory device using a multilayer ferroelectric stack and method of forming the s2024
Bonded memory devices and methods of making the same2024