Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Circuitry to reduce PLL lock acquisition time

Circuitry to reduce PLL lock acquisition time

US Patent 6940356 · Granted Sep 6, 2005

Estimated economic value: $16,127,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Pediatric dosage forms, methods of making and using2025
Isolated switched-mode power converter having secondary-side rectified voltage s2023
Circuits and methods for secondary-side rectified voltage sensing in isolated sw2020
Voltage/current regulator supplying controlled current with PVT adjusted headroo2019
Master/slave power supply switch driver circuitry2013
Switching power supply gate driver2013
Multi-mode pin usage in a power supply control integrated circuit2013
Programmable phase-locked loop responsive to a selected bandwidth and a selected2008
Technique for switching between input clocks in a phase-locked loop2008
Tunable high-speed frequency divider2008
Active power/ground ESD trigger2006
Circuit to linearize gain of a voltage controlled oscillator over wide frequency2006