Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Digital system of adjusting delays on circuit boards

Digital system of adjusting delays on circuit boards

US Patent 6928571 · Granted Aug 9, 2005

Estimated economic value: $18,014,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Stacked memory with interface providing offset interconnects2024
Memory with reduced exposure to manufacturing related data corruption errors2021
On-die ECC with error counter and internal address generation2021
Memory device error check and scrub mode and error transparency2020
Targeted aliasing single error correction (SEC) code2020
Performance of additional refresh operations during self-refresh mode2019
Extracting selective information from on-die dynamic random access memory (DRAM)2019
Flexible command addressing for memory2019
Stacked memory chip device with enhanced data protection capability2019
Reduction of power consumption in memory devices during refresh modes2019
Row hammer refresh command2019
Memory device error check and scrub mode and error transparency2018