Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Speculative scheduling of instructions with source operand validity bit and rescheduling upon carried over destination operand invalid bit detection

Speculative scheduling of instructions with source operand validity bit and rescheduling upon carried over destination operand invalid bit detection

US Patent 6925550 · Granted Aug 2, 2005

Estimated economic value: $20,766,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Distribution of tasks among asymmetric processing elements2022
Distribution of tasks among asymmetric processing elements2021
Systems, apparatuses, and methods for a hardware and software system to automati2020
Distribution of tasks among asymmetric processing elements2019
Distribution of tasks among asymmetric processing elements2019
Distribution of tasks among asymmetric processing elements2019
Sharing resources between a CPU and GPU2019
Systems and methods for migrating processes among asymmetrical processing cores2018
Distribution of tasks among asymmetric processing elements2018
Using control flow data structures to direct and track instruction execution2018
Distribution of tasks among asymmetric processing elements2018
Distribution of tasks among asymmetric processing elements2018