Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Integrated circuit having a thin film resistor located within a multilevel dielectric between an upper and lower metal interconnect layer

Integrated circuit having a thin film resistor located within a multilevel dielectric between an upper and lower metal interconnect layer

US Patent 6921962 · Granted Jul 26, 2005

Estimated economic value: $18,728,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Wafer level packaging of MEMS2024
Method of forming an integrated resonator with a mass bias2023
Structures for packaging stress-sensitive micro-electro-mechanical system stacke2022
Structures for packaging stress-sensitive micro-electro-mechanical system stacke2020
Method of forming an integrated resonator with a mass bias2019
Structures for packaging stress-sensitive micro-electro-mechanical system stacke2019
Bulk acoustic wave (BAW) device having roughened bottom side2018
Temperature compensated bulk acoustic wave resonator with a high coupling coeffi2018
Sensor array chip with piezoelectric transducer including inkjet forming method2018
Structure and method for packaging stress-sensitive micro-electro-mechanical sys2018
Wafer level packaging of MEMS2017
Bulk acoustic wave (BAW) device having roughened bottom side2016