Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Programmable multi-standard I/O architecture for FPGAS

Programmable multi-standard I/O architecture for FPGAS

US Patent 6909306 · Granted Jun 21, 2005

Estimated economic value: $3,127,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Programmable system on a chip2011
Programmable system on a chip2009
Programmable system on a chip2009
Programmable system on a chip2007
Programmable multi-standard I/O architecture for FPGAs2004
Programmable multi-standard I/O architecture for FPGAs2003
Programmable multi-standard I/O architecture for FPGAs2002
Programmable multi-standard I/O architecture for FPGAS2001
Flexible FPGA input/output architecture1997
Programmable interconnect architecture1997
User-configurable logic circuits comprising antifuses and multiplexer-based logi1995
Testability architecture and techniques for programmable interconnect architectu1995