Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Testability architecture and techniques for programmable interconnect architecture

Testability architecture and techniques for programmable interconnect architecture

US Patent 5432441 · Granted Jul 11, 1995

Estimated economic value: $3,984,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Memory driving circuit2018
Non-volatile memory cell and non-volatile memory device2017
Non-volatile memory device with memristor2016
Memory driving circuit2016
Memory device and driving method thereof2016
Programmable system on a chip2011
Programmable and redundant circuitry based on magnetic tunnel junction (MTJ)2011
Programmable system on a chip2009
Programmable system on a chip2009
Programmable system on a chip2007
Programmable multi-standard I/O architecture for FPGAS2005
Programmable multi-standard I/O architecture for FPGAs2004