Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Programmable multi-standard I/O architecture for FPGAs

Programmable multi-standard I/O architecture for FPGAs

US Patent 6617875 · Granted Sep 9, 2003

Estimated economic value: $7,350,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Programmable system on a chip2011
Programmable system on a chip2009
Programmable system on a chip2009
Programmable system on a chip2007
Programmable multi-standard I/O architecture for FPGAS2005
Programmable multi-standard I/O architecture for FPGAs2004
Programmable multi-standard I/O architecture for FPGAs2002
Programmable multi-standard I/O architecture for FPGAS2001
Flexible FPGA input/output architecture1997
Programmable interconnect architecture1997
User-configurable logic circuits comprising antifuses and multiplexer-based logi1995
Testability architecture and techniques for programmable interconnect architectu1995