Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Offset spacer process for forming N-type transistors

Offset spacer process for forming N-type transistors

US Patent 6905923 · Granted Jun 14, 2005

Estimated economic value: $5,811,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Adaptive throttling in a universal backup host2025
Semiconductor device and manufacturing method of semiconductor device2024
Display substrate, method for driving the same and display panel2024
Adaptive throttling in a universal backup host2024
Adaptive throttling in a universal backup host2022
High yield package assembly technique2020
Integrated circuits with asymmetric and stacked transistors2016
Semiconductor device having structure with fractional dimension of the minimum d2016
Memory element circuitry with minimum oxide definition width2016
Charge damage protection on an interposer for a stacked die assembly2015
Programmable device with a metal oxide semiconductor field effect transistor2015
Method of fabricating integrated circuit transistors with multipart gate conduct2015