Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Power modeling methodology for a pipelined processor

Power modeling methodology for a pipelined processor

US Patent 6895561 · Granted May 17, 2005

Estimated economic value: $6,732,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Automated flight operations system2022
Configuration or data caching for programmable logic device2022
Automatic generation of power management sequence in a SoC or NoC2019
Clock gating for system-on-chip elements2018
Automated flight operations system2018
Automatic generation of power management sequence in a SoC or NoC2018
Clock gating for system-on-chip elements2017
Specification for automatic power management of network-on-chip and system-on-ch2016
Microprocessor performance and power optimization through self calibrated induct2014
Minimal bubble voltage regulator2012
Power-supply noise suppression using a frequency-locked loop2012
Method and apparatus for modulating the width of a high-speed link2012