Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Memory configuration and method for reading a state from and storing a state in a ferroelectric transistor

Memory configuration and method for reading a state from and storing a state in a ferroelectric transistor

US Patent 6894330 · Granted May 17, 2005

Estimated economic value: $57,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Distributed command and address bus architecture for a memory module having port2012
Bus termination system and method2011
Apparatus and method for providing a signal for transmission via a signal line2011
Chip carrier with reduced interference signal sensitivity2011
High speed memory architecture2010
Command protocol for integrated circuits2010
Memory dies for flexible use and method for configuring memory dies2010
Horizontal dual in-line memory modules2010
Apparatus and method for switching an apparatus to a power saving mode2010
Vertically integrated field-effect transistor having a nanostructure therein2010
Buffer component for a memory module, and a memory module and a memory system ha2010
Memory chip with settable termination resistance circuit2009