Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for providing clock/buffer network in mask-programmable logic device

Method and apparatus for providing clock/buffer network in mask-programmable logic device

US Patent 6886143 · Granted Apr 26, 2005

Estimated economic value: $79,946,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Metal configurable register file2017
Metal configurable hybrid memory2017
Flexible, space-efficient I/O circuitry for integrated circuits2017
Flexible, space-efficient I/O circuitry for integrated circuits2015
Gate array architecture with multiple programmable regions2014
Flexible, space-efficient I/O circuitry for integrated circuits2014
Gate array architecture with multiple programmable regions2013
Programmable vias for structured ASICs2012
Method for programming a mask-programmable logic device and device so programmed2011
Single via structured IC device2010
Programmable via modeling2010
Method for programming a mask-programmable logic device and device so programmed2007