Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Gate array architecture with multiple programmable regions

Gate array architecture with multiple programmable regions

US Patent 8533641 · Granted Sep 10, 2013

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Metal configurable register file2017
Metal configurable hybrid memory2017
Flexible, space-efficient I/O circuitry for integrated circuits2017
Flexible, space-efficient I/O circuitry for integrated circuits2017
Flexible, space-efficient I/O circuitry for integrated circuits2016
Flexible, space-efficient I/O circuitry for integrated circuits2015
Flexible, space-efficient I/O circuitry for integrated circuits2015
Flexible, space-efficient I/O circuitry for integrated circuits2015
Gate array architecture with multiple programmable regions2014
Gate array architecture with multiple programmable regions2014
Gate array architecture with multiple programmable regions2014
Gate array architecture with multiple programmable regions2014