Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for resuming memory operations from a low latency wake-up low power state

Method and apparatus for resuming memory operations from a low latency wake-up low power state

US Patent 6886105 · Granted Apr 26, 2005

Estimated economic value: $30,166,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Segment to segment network interface2025
Communication fabric structures for increased bandwidth2025
Compressed instruction format2021
In-lane vector shuffle instructions2020
In-lane vector shuffle instructions2019
In-lane vector shuffle instructions2019
In-lane vector shuffle instructions2019
In-lane vector shuffle instructions2019
Technique to share information among different cache coherency domains2019
Compressed instruction format2018
Technique to share information among different cache coherency domains2018
Technique to share information among different cache coherency domains2018